

## CLAIMS

- 1 1. A pre-correlation filter for a receiver that receives spread-spectrum signals, the filter  
2 including:  
3 an array of complex accumulation registers that over multiple code chips  
4 accumulate measurements that correspond to samples of the received signal, the  
5 accumulation registers being associated with code chip ranges that span all or a portion of  
6 a code chip;  
7 a code phase decoder that controls the respective complex accumulation registers  
8 to direct respective measurements to the complex accumulation registers that are  
9 associated with the code chip ranges from which the samples are taken, the code phase  
10 decoder decoding values that correspond to the estimated phase angles of the sample.
- 1 2. The pre-correlation filter of claim 1, wherein the code chip ranges covering a rising  
2 edge of the code chip are smaller than the code chip ranges covering other sections of the  
3 code chip.
- 1 3. The pre-correlation filter of claim 1, wherein the code chip ranges are adjustable.
- 1 4. The pre-correlation filter of claim 1 wherein the sizes, numbers and starting points of  
2 the code chip ranges are selectively varied.
- 1 5. The pre-correlation filter of claim 4 wherein the code chip ranges that include an  
2 estimated location of the chip edges in a direct path signal are narrowed.
- 1 6. The pre-correlation filter of claim 4 wherein the starting points of one or more code  
2 chip ranges are changed to selectively position the code chip ranges relative to the  
3 estimated location of chip edges in a direct path signal.
- 1 7. The pre-correlation filter of claim 4 wherein the number of code chip ranges is  
2 reduced after an estimate of the location of chip edges in a direct path signal is calculated.

1 8. The pre-correlation filter of claim 1, wherein the respective complex accumulation  
2 registers include inphase registers that collect measurements that correspond to inphase  
3 samples and quadrature phase registers that collect measurements that correspond to  
4 quadrature samples.

1 9. The pre-correlation filter of claim 1 wherein the array of complex accumulation values  
2 are compared with a predetermined reference shape to detect the presence or absence of  
3 interfering signals.

4 10. A receiver for receiving spread-spectrum signals, the receiver including: /  
5 a local code generator that produces phase-delayed versions of a code that is  
6 included in the received signal;  
7 a plurality of multipliers that multiply the respective versions of the code by  
8 samples taken of the received signal and produce corresponding measurements;  
9 a code phase generator that produces chip edge signals and code phase angles that  
10 correspond to an estimated code phase;  
11 a carrier phase generator that produces phase angles that correspond to an  
12 estimated carrier phase;  
13 a code tracking delay lock loop that produces code error signals that are used to  
14 control the code rate of the code generator;  
15 a carrier tracking phase lock loop that produces phase error signals that are used  
16 to control the phase generator;  
17 a pre-correlation filter that includes  
18 an array of complex accumulation registers that collect measurements that  
19 correspond to samples of the received signal, the accumulation registers being  
20 associated with code chip ranges that span all or a portion of a code chip;  
21 a code phase decoder that controls the complex accumulation registers to  
22 direct the measurements to the respective complex accumulation registers that are  
23 associated with the code chip ranges from which the associated samples are taken, the

24 code phase decoder decoding values that correspond to the estimated phase angles of the  
25 samples;

26 a multipath mitigation processor that uses the measurements collected by the  
27 complex accumulation registers to produce code multipath error signals and carrier  
28 multipath error signals; and

29 adders that combine the code multipath error signals and carrier multipath error  
30 signals with the code error signals and phase errors signals, respectively, to correct for  
31 code and carrier tracking errors associated with multipath interference, the adders  
32 producing the signals that are used to control the code generator and the phase generator.

1 11. The receiver of claim 10, wherein the code chip ranges covering a rising edge of the  
2 code chip are smaller than the code chip ranges covering other sections of the code chip.

1 12. The receiver of claim 10, wherein the code chip ranges are adjustable.

1 13. The pre-correlation filter of claim 10 wherein the sizes, numbers and starting points  
2 of the code chip ranges are selectively varied.

1 14. The pre-correlation filter of claim 10 wherein the code chip ranges that include an  
2 estimated location of the chip edges in a direct path signal are narrowed.

1 15. The pre-correlation filter of claim 10 wherein the starting points of one or more code  
2 chip ranges are changed to selectively position the code chip ranges relative to the  
3 estimated location of the chip edges in a direct path signal.


1 16. The pre-correlation filter of claim 10 wherein the number of code chip ranges is  
2 reduced after an estimate of the location of chip edges in a direct path signal is calculated.

1 17. The receiver claim 10, wherein the respective complex accumulation registers include  
2 inphase registers that collect measurements that correspond to inphase samples and  
3 quadrature registers that collect measurements that correspond to quadrature samples.

1 18. The receiver of claim 10, wherein the multipath mitigation processor combines the  
2 measurements collected by groups of complex accumulators to produce multiple early  
3 and late correlation values.

1 19. The receiver of claim 10 wherein the array of complex accumulation values are  
2 compared with a predetermined reference shape to detect the presence or absence of  
3 interfering signals.

1 20. The receiver of claim 10 wherein the multipath mitigation processor further produces  
2 code offset and carrier phase values that are used in place of the code error and phase  
3 error signals to control the carrier phase generator and the code phase generator.

1 21. A receiver for receiving spread-spectrum signals, the receiver including:   
2 a local code generator that produces a phase-delayed version of a code that is  
3 included in the received signal;  
4 a code phase generator that produces chip edge signals and code phase angles that  
5 correspond to an estimated code phase;  
6 a multiplier that multiplies the version of the code by samples taken of the  
7 received signal and produces corresponding measurements;  
8 a carrier phase generator that produces phase angles that correspond to an  
9 estimated carrier phase;  
10 a pre-correlation filter that includes  
11 an array of complex accumulation registers that collect measurements that  
12 correspond to samples of the received signal, the accumulation registers being  
13 associated with code chip ranges that span all or a portion of a code chip;  
14 a code phase decoder that controls the complex accumulation registers to  
15 direct the measurements to the respective complex accumulation registers that are

16 associated with the code chip ranges from which the associated samples are taken, the  
17 code phase decoder decoding values that correspond to the estimated phase angles of the  
18 samples;

19 a multipath mitigation processor that uses the measurements collected by the  
20 complex accumulation registers to produce direct path code offset and phase angle  
21 signals that are used to control the code generator and the phase generator.

1 22. The receiver of claim 21, wherein the multipath mitigation processor combines the  
2 measurements collected by groups of complex accumulators to produce early and late  
3 correlation values.

1 23. The receiver of claim 21, wherein the multipath mitigation processor combines the  
2 measurements collected by groups of complex accumulators to produce multiple early  
3 and late correlation values.

1 24. The receiver of claim 21, wherein the code chip ranges covering a rising edge of the  
2 code chip are smaller than the code chip ranges covering other sections of the code chip.

1 25. The receiver of claim 21, wherein the code chip ranges are adjustable.

1 26. The pre-correlation filter of claim 21 wherein the sizes, numbers and starting points  
2 of the code chip ranges are selectively varied.

1 27. The pre-correlation filter of claim 21 wherein the code chip ranges that include an  
2 estimated location of the chip edges in a direct path signal are narrowed.

1 28. The pre-correlation filter of claim 21 wherein the starting points of one or more code  
2 chip ranges are changed to selectively position the code chip ranges relative to the  
3 estimated location of the chip edges in a direct path signal.

1 29. The pre-correlation filter of claim 21 wherein the number of code chip ranges is  
2 reduced after an estimate of the location of chip edges in a direct path signal is calculated.

1 30. The receiver claim 21, wherein the respective complex accumulation registers include  
2 inphase registers that collect measurements that correspond to inphase samples and  
3 quadrature registers that collect measurements that correspond to quadrature samples.

1 31. The receiver of claim 21 wherein the array of complex accumulation values are  
2 compared with a predetermined reference shape to detect the presence or absence of  
3 interfering signals.